

**NORME
INTERNATIONALE**

**CEI
IEC**

**INTERNATIONAL
STANDARD**

61883-1

Première édition
First edition
1998-02

**Matériel audio/vidéo grand public –
Interface numérique –**

**Partie 1:
Généralités**

**Consumer audio/video equipment –
Digital interface –**

**Part 1:
General**

Licensed copies reprinted under an agreement
with IEC. No further reproduction is allowed with-
out the express written consent of IEC and ANSI.



Numéro de référence
Reference number
CEI/IEC 61883-1:1998

DOCUMENT 7/6 CENTER

Numéros des publications

Depuis le 1^{er} janvier 1997, les publications de la CEI sont numérotées à partir de 60000.

Publications consolidées

Les versions consolidées de certaines publications de la CEI incorporant les amendements sont disponibles. Par exemple, les numéros d'édition 1.0, 1.1 et 1.2 indiquent respectivement la publication de base, la publication de base incorporant l'amendement 1, et la publication de base incorporant les amendements 1 et 2.

Validité de la présente publication

Le contenu technique des publications de la CEI est constamment revu par la CEI afin qu'il reflète l'état actuel de la technique.

Des renseignements relatifs à la date de reconfirmation de la publication sont disponibles dans le Catalogue de la CEI.

Les renseignements relatifs à ces révisions, à l'établissement des éditions révisées et aux amendements peuvent être obtenus auprès des Comités nationaux de la CEI et dans les documents ci-dessous:

- **Bulletin de la CEI**
- **Annuaire de la CEI**
Accès en ligne*
- **Catalogue des publications de la CEI**
Publié annuellement et mis à jour régulièrement (Accès en ligne)*

Terminologie, symboles graphiques et littéraux

En ce qui concerne la terminologie générale, le lecteur se reportera à la CEI 60050: *Vocabulaire Electrotechnique International (VEI)*.

Pour les symboles graphiques, les symboles littéraux et les signes d'usage général approuvés par la CEI, le lecteur consultera la CEI 60027: *Symboles littéraux à utiliser en électrotechnique*, la CEI 60417: *Symboles graphiques utilisables sur le matériel. Index, relevé et compilation des feuilles individuelles*, et la CEI 60617: *Symboles graphiques pour schémas*.

Publications de la CEI établies par le même comité d'études

L'attention du lecteur est attirée sur les listes figurant à la fin de cette publication, qui énumèrent les publications de la CEI préparées par le comité d'études qui a établi la présente publication.

* Voir adresse «site web» sur la page de titre.

Numbering

As from 1 January 1997 all IEC publications are issued with a designation in the 60000 series.

Consolidated publications

Consolidated versions of some IEC publications including amendments are available. For example, edition numbers 1.0, 1.1 and 1.2 refer, respectively, to the base publication, the base publication incorporating amendment 1 and the base publication incorporating amendments 1 and 2.

Validity of this publication

The technical content of IEC publications is kept under constant review by the IEC, thus ensuring that the content reflects current technology.

Information relating to the date of the reconfirmation of the publication is available in the IEC catalogue.

Information on the revision work, the issue of revised editions and amendments may be obtained from IEC National Committees and from the following IEC sources:

- **IEC Bulletin**
- **IEC Yearbook**
On-line access*
- **Catalogue of IEC publications**
Published yearly with regular updates (On-line access)*

Terminology, graphical and letter symbols

For general terminology, readers are referred to IEC 60050: *International Electrotechnical Vocabulary (IEV)*.

For graphical symbols, and letter symbols and signs approved by the IEC for general use, readers are referred to publications IEC 60027: *Letter symbols to be used in electrical technology*, IEC 60417: *Graphical symbols for use on equipment. Index, survey and compilation of the single sheets* and IEC 60617: *Graphical symbols for diagrams*.

IEC publications prepared by the same technical committee

The attention of readers is drawn to the end pages of this publication which list the IEC publications issued by the technical committee which has prepared the present publication.

* See web site address on title page.

**NORME
INTERNATIONALE**

**CEI
IEC**

**INTERNATIONAL
STANDARD**

61883-1

Première édition
First edition
1998-02

**Matériel audio/vidéo grand public –
Interface numérique –**

**Partie 1:
Généralités**

**Consumer audio/video equipment –
Digital interface –**

**Part 1:
General**

© IEC 1998 Droits de reproduction réservés — Copyright - all rights reserved

Aucune partie de cette publication ne peut être reproduite ni utilisée sous quelque forme que ce soit et par aucun procédé, électronique ou mécanique, y compris la photocopie et les microfilms, sans l'accord écrit de l'éditeur.

No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

International Electrotechnical Commission
Telefax: +41 22 919 0300

3, rue de Varembé Geneva, Switzerland
e-mail: inmail@iec.ch IEC web site <http://www.iec.ch>



Commission Electrotechnique Internationale
International Electrotechnical Commission
Международная Электротехническая Комиссия

CODE PRIX
PRICE CODE

X

Pour prix, voir catalogue en vigueur
For price, see current catalogue

CONTENTS

	Page
FOREWORD	7
Clause	
1 Scope and object	9
2 Normative references	9
3 Definitions, symbols and abbreviations	9
4 High performance serial bus layers	11
4.1 Cable physical layer	11
4.2 Link layer	11
4.3 Transaction layer	11
5 Serial bus management	11
5.1 Basic serial bus management	11
5.2 Bus management capability	11
5.3 Command and status registers	13
5.3.1 CSR core registers	13
5.3.2 Serial bus node registers	13
5.3.3 Configuration ROM requirements	13
6 Real time data transmission protocol	15
6.1 Common isochronous packet (CIP) format	15
6.1.1 Isochronous packet structure	15
6.1.2 Packet header structure	15
6.1.3 CIP header structure	15
6.2 Transmission of fixed length source packet	17
6.2.1 Two-quadlet CIP header (form_0=0, form_1=0)	17
6.2.2 Isochronous packet transmission	19
7 Isochronous data flow management	21
7.1 Introduction	21
7.2 Plugs and plug control registers	21
7.3 Connections	23
7.4 Plug states	23
7.5 OUTPUT_MASTER_PLUG register definition	25
7.6 INPUT_MASTER_PLUG register definition	25
7.7 OUTPUT_PLUG_CONTROL register definition	27
7.8 INPUT_PLUG_CONTROL register definition	29
7.9 Plug control register modification rules	29
7.10 Bus reset	31
7.11 Plug control register access rules	31

Clause	Page
8 Connection management procedures (CMP)	31
8.1 Introduction	31
8.2 Managing point-to-point connections	33
8.2.1 Procedure for establishing a point-to-point connection	33
8.2.2 Procedure for overlaying a point-to-point connection	33
8.2.3 Procedure for breaking a point-to-point connection	33
8.3 Managing broadcast-out connections	33
8.3.1 Procedure for establishing a broadcast-out connection	35
8.3.2 Procedure for overlaying a broadcast-out connection	35
8.3.3 Procedure for breaking a broadcast-out connection	35
8.4 Managing broadcast-in connections	35
8.4.1 Procedure of establishing a broadcast-in connection	35
8.4.2 Procedure for overlaying a broadcast-in connection	35
8.4.3 Procedure for breaking a broadcast-in connection	37
8.5 Managing connections after a bus reset	37
8.5.1 Procedure for restoring a point-to-point connection after a bus reset	37
8.5.2 Procedure for restoring a broadcast-out connection after a bus reset	37
8.5.3 Procedure for restoring a broadcast-in connection after a bus reset	37
9 Function control protocol (FCP)	37
9.1 Introduction	37
9.2 Asynchronous packet structure	39
9.3 FCP frame structure	39
9.3.1 Vendor unique command/transaction set	39
9.3.2 Extended command/transaction set	39
Tables	41
Figures	47
Annex A (normative) – AV cable and connector	79

INTERNATIONAL ELECTROTECHNICAL COMMISSION

CONSUMER AUDIO/VIDEO EQUIPMENT –
DIGITAL INTERFACE –

Part 1: General

FOREWORD

- 1) The IEC (International Electrotechnical Commission) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of the IEC is to promote international cooperation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, the IEC publishes International Standards. Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. The IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of the IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested National Committees.
- 3) The documents produced have the form of recommendations for international use and are published in the form of standards, technical reports or guides and they are accepted by the National Committees in that sense.
- 4) In order to promote international unification, IEC National Committees undertake to apply IEC International Standards transparently to the maximum extent possible in their national and regional standards. Any divergence between the IEC Standard and the corresponding national or regional standard shall be clearly indicated in the latter.
- 5) The IEC provides no marking procedure to indicate its approval and cannot be rendered responsible for any equipment declared to be in conformity with one of its standards.
- 6) Attention is drawn to the possibility that some of the elements of this International Standard may be the subject of patent rights. The IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 61883-1 has been prepared by IEC subcommittee 100C: Audio, video and multimedia subsystems and equipment, of IEC technical committee 100: Audio video and multimedia systems and equipment.

The text of this standard is based on the following documents:

FDIS	Report on voting
100C/182/FDIS	100C/211/RVD

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

IEC 61883 consists of the following parts under the general title: Consumer audio/video equipment – Digital interface

- Part 1: General
- Part 2: SD-DVCR data transmission
- Part 3: HD-DVCR data transmission
- Part 4: MPEG2-TS data transmission
- Part 5: SDL-DVCR data transmission

Annex A forms an integral part of this standard.

CONSUMER AUDIO/VIDEO EQUIPMENT – DIGITAL INTERFACE –

Part 1: General

1 Scope and object

This part of IEC 61883 specifies a digital interface for consumer electronic audio/video equipment using the IEEE 1394 standard. It describes the general packet format, data flow management and connection management for audiovisual data, and also the general transmission rules for control commands.

The object of this standard is to define the transmission protocol for audiovisual data and control commands which provides for the connectability of digital audio and video equipment, using the IEEE 1394 standard.

2 Normative references

The following normative documents contain provisions which, through reference in this text, constitute provisions of this part of IEC 61883. At the time of publication, the editions indicated were valid. All normative documents are subject to revision, and parties to agreements based on this part of IEC 61883 are encouraged to investigate the possibility of applying the most recent editions of the normative documents listed below. Members of IEC and ISO maintain registers of currently valid International Standards.

ISO/IEC 13213:1994, *Information technology – Microprocessor systems – Control and Status Registers (CSR) Architecture for microcomputer buses*

IEEE 1394:1995, *Standard for a High Performance Serial Bus*

3 Definitions, symbols and abbreviations

For the purpose of this part of IEC 61883, the following abbreviations and definitions of IEEE 1394 apply:

AV/C	audio video control
CHF	CIP header field
CIP	common isochronous packet
CMP	connection management procedures
CSR	command and status register
CTS	command/transaction set
CRC	cyclic redundancy check code
DVCR	digital video cassette recorder
EOH	end of CIP header
FCP	function control protocol
iPCR	input plug control register
IMPR	input master plug register
MPEG	motion picture experts group

oPCR output plug control register
oMPR output master plug register
PCR plug control register
ROM read only memory
cycle master capable
isochronous resource manager capable
quadlet
S100
S200
S400

4 High performance serial bus layers

4.1 Cable physical layer

All cable physical layer implementations conforming to this standard shall meet the performance criteria specified in IEEE 1394, chapter 4. In addition to the cable and connector defined in IEEE 1394, the AV cable and connector defined in annex A may be used.

For AV devices, it is recommended not to generate a bus reset until access to the bus has been granted as specified in IEEE 1394. Furthermore, it is recommended that AV devices maintain the reset condition on the bus for the minimum time permitted by IEEE 1394.

4.2 Link layer

All link layer implementations conforming to this standard shall meet the performance criteria specified in IEEE 1394, chapter 6.

4.3 Transaction layer

All transaction layer implementations conforming to this standard shall meet the performance criteria specified in IEEE 1394, chapter 7.

5 Serial bus management

5.1 Basic serial bus management

All implementations regarding basic serial bus management conforming to this standard shall meet the performance criteria specified in IEEE 1394, chapter 8.

5.2 Bus management capability

A node shall conform to the following requirements:

- a node shall be cycle master capable. This is because every node has the possibility to be assigned as a root;
- a node shall be isochronous resource manager capable;
- a node which transmits or receives the isochronous packets shall have plug control registers (see 7.2).

5.3 Command and status registers

5.3.1 CSR core registers

This standard uses the standardized CSR architecture. Details of the registers are given in the IEEE 1394 standard. There are no additional requirements for implementations of this standard except for the STATE_CLEAR.cmstr bit.

The STATE_CLEAR.cmstr bit shall be implemented, since a node shall be cycle master capable as described previously. A special emphasis in this standard is that cmstr bit is set automatically by system software or hardware. It shall be executed when a node becomes the new root after the bus reset initialization process is completed. In this manner, it is possible to ensure the fast resumption and continuity of data transmission where the time scale is critical at the level of microseconds.

5.3.2 Serial bus node registers

Implementation requirements for bus-dependent registers in this standard conform to IEEE 1394. A node shall have the following registers:

- CYCLE_TIME register
- BUS_TIME register
- BUS_MANAGER_ID register
- BANDWIDTH_AVAILABLE register
- CHANNELS_AVAILABLE register

5.3.3 Configuration ROM requirements

A node shall implement the general ROM format as defined in ISO/IEC 13213 and IEEE 1394. Additional information required for implementations of this standard shall be included in one of the unit directories. Figure 1 shows an example of the configuration ROM implementation for this standard.

5.3.3.1 Bus_Info_Block entry

Implementation requirements for bus_info_block in this standard conform to IEEE 1394. The Node_Unique_Id shall be present in the bus_info_block.

5.3.3.2 Root directory

The following entries shall be present:

- Module_Vendor_Id;
- Node_Capabilities;
- Node_unique_id offset;
- Unit_Directory offset for this standard.

Other entries can be implemented in addition to the above required entries.

5.3.3.3 Unit directory

The following entries shall be present:

- Unit_Spec_Id;
- Unit_Sw_Version.

The value of the Unit_Spec_Id and the Unit_Sw_Version for this standard are given as follows:

Unit_Spec_Id:	First octet	= 00 ₁₆
	Second octet	= A0 ₁₆
	Third octet	= 2D ₁₆
Unit_Sw_Version:	First octet	= 01 ₁₆

The second and third octets are reserved for this standard and indicate capabilities for command/transaction sets. The 4-bit CTS (see 9.3) allows 16 command/transaction sets. Each bit of the second and third octets corresponds to one command/transaction set. The least significant bit corresponds to CTS code = 0000₂. The most significant bit corresponds to CTS code = 1111₂. When a node supports a CTS, the node shall set the corresponding bit to 1. A node may support more than one (plural) CTS.

6 Real time data transmission protocol

6.1 Common isochronous packet (CIP) format

6.1.1 Isochronous packet structure

The structure of the isochronous packet for this standard is as illustrated in figure 2. The packet header and header CRC are placed as the first two quadlets of an IEEE 1394 isochronous packet. The CIP header is placed at the beginning of the data field of an IEEE 1394 isochronous packet, immediately followed by zero or more data blocks.

6.1.2 Packet header structure

The packet header consists of the following items as specified in IEEE 1394.

Data_length: specifies the length of the data field of the isochronous packet in bytes, which is determined as follows:

CIP header size + signal data size

Tag: provides a high level label for the format of data carried by the isochronous packet.

00₂ = No CIP header included

01₂ = CIP header included as specified in 6.1.3

10₂ = Reserved

11₂ = Reserved

Channel: specifies the isochronous channel number for the packet.

Tcode: specifies the packet format and the type of transaction that shall be performed (fixed at 1010₂).

Sy: Application-specific control field.

6.1.3 CIP header structure

The CIP header is placed at the beginning of the data field of an IEEE 1394 isochronous packet. It contains information on the type of the real time data contained in the data field following it. The structure of the CIP header is shown in figure 3.

The definitions of the fields are given as follows:

EOH_n (End of CIP header): means the last quadlet of a CIP header.

0 = Another quadlet will follow

1 = The last quadlet of a CIP header

Form_n: in combination with EOH, shows the additional structure of CHF_n.

CHF_n (CIP header field): CIP header field of *n*th quadlet. The additional structure of CHF_n depends on EOH₀, form₀, EOH₁, form₁, ... EOH_n, and form_n.

6.2 Transmission of fixed length source packet

This protocol transfers a stream of source packets from an application on a device to an application on other device(s). A source packet is assumed to have a fixed length, which is defined for each type of data. The data rate can be variable.

A source packet may be split into 1, 2, 4 or 8 data blocks, and zero or more data blocks are contained in an IEEE 1394 isochronous packet. A receiver of the packet shall collect the data blocks in the isochronous packet and combine them to reconstruct the source packet to send to the application.

A model complying with above statement is shown in figure 4.

6.2.1 Two-quadlet CIP header (form₀=0, form₁=0)

This standard defines the two-quadlet CIP header for a fixed length source packet. There are two types for the structure of the two quadlet CIP header as shown in figure 5. One is the CIP header with SYT field (figure 5a), and the other is the CIP header without SYT field (figure 5b). If a device transmits real time data (identified by FMT) and requires time stamp in the CIP header, it shall use the SYT format.

The definitions of the fields are given as follows.

- SID: Source node ID (node ID of transmitter)

- DBS: Data block size in quadlets

DBS field is 8 bits because 256 quadlets is the maximum payload size for S100 mode. When 8 bits are all 0, it means 256 quadlets; and 00000001₂ to 11111111₂ means 1 quadlet to 255 quadlets accordingly.

00000000₂ = 256 quadlets

00000001₂ = 1 quadlet

00000010₂ = 2 quadlets

.....

11111111₂ = 255 quadlets

Several data blocks may be put into a bus packet, which is a packet to be transmitted on the bus, if higher bandwidth is required for S200 and S400 mode.

NOTE - S100, S200, S400 are transmission modes as defined in IEEE 1394.

- FN: Fraction number

The number of data blocks into which a source packet is divided. The allowable numbers and allocated FN codes are listed in table 1.
- QPC: Quadlet padding count (0 quadlet to 7 quadlets)

The number of dummy quadlets padded at the end of every source packet to enable division into equally sized data blocks. The value of all bits in padding quadlets is always zero.

The number of padding quadlets shall be less than the number of data blocks into which every source packet is divided, as encoded by FN.

The number of padding quadlets shall be less than the size of a single data block, as encoded by DBS. Consequently, a data block shall never consist entirely out of padding quadlets.
- SPH: Source packet header

The value one indicates that the source packet has a source packet header. The format of the source packet header is shown in figure 6. Code allocation of the time stamp field is shown in table 4a. When a time stamp is indicated, the time stamp field shall be encoded as the lower 25 bits of the IEEE 1394 CYCLE_TIME register. Other bits are reserved for future extension and shall be zeros.
- Rsv: Reserved for future extension and shall be zeros.
- DBC: DBC is the continuity counter of data blocks for detecting a loss of data blocks.

The value refers to the first data block following the CIP header in the bus packet. The lower FN bits contain the sequence number of the data block within its source packet. The remaining 8-FN bits form the sequence number of the source packet. The first data block of any source packet always has a sequence number with value zero. If FN is zero, then all 8 bits of DBC are used to represent a source packet sequence number. See also table 2.
- FMT: Format ID

The code allocation is illustrated in table 3.

If FMT is 111111_2 (no data), the fields for DBS, FN, QPC, SPH and DBC are ignored and no data blocks shall be transmitted. The most significant bit of the FMT field identifies SYT_available / SYT_not_available. See also figure 5 and table 3.
- FDF: Format dependent field

This field is defined for each FMT.
- SYT: The code allocation of the SYT field is shown in table 4b. When a time stamp is indicated by the msb of the FMT field, the SYT field shall be encoded as the lower 16 bits of the IEEE 1394 CYCLE_TIME register.

6.2.2 Isochronous packet transmission

Active transmitters shall send an isochronous packet in every cycle. If no data block is available, an empty packet shall be sent. An empty packet shall always contain a two-quadlet CIP header. The DBC field of empty packet shall show the count for the first data block contained in the first non-empty IEEE 1394 isochronous packet following this empty packet. The other fields shall match the fields of the CIP header of non-empty packets on the same transmission stream.

7 Isochronous data flow management

7.1 Introduction

To start and stop isochronous data flows on the bus and to control their attributes, the concept of plugs and plug control registers is used. Plug control registers are special purpose CSR registers.

NOTE – Plugs do not physically exist on an AV device. Only the concept of a plug is used to establish an analogy with existing AV devices where each flow of information is routed via a physical plug.

The contents of the plug control registers and how they may be modified is described in this clause. The set of procedures that use the plug control registers to control an isochronous data flow are called connection management procedures (CMP). The CMP that shall be used by AV devices is described in clause 8.

7.2 Plugs and plug control registers

An isochronous data flow flows from one transmitting AV device to zero or more receiving AV devices by sending isochronous packets on one isochronous channel of the IEEE 1394 bus. An isochronous channel shall not carry more than one isochronous data flow and each isochronous data flow shall be carried on one isochronous channel.

Each isochronous data flow is transmitted to an isochronous channel through one **output plug** on the transmitting AV device and it is received from that isochronous channel through one **input plug** on each of the receiving AV devices. Each input and output plug shall not carry more than one isochronous data flow.

The transmission of an isochronous data flow through an output plug is controlled by one **output plug control register (oPCR)** and one **output master plug register (oMPR)** located on the transmitting AV device. On each AV device there is only one OUTPUT_MASTER_PLUG register for all output plugs. The OUTPUT_MASTER_PLUG register controls all attributes that are common to all isochronous data flows transmitted by the corresponding AV device. The OUTPUT_PLUG_CONTROL register controls all attributes of the corresponding isochronous data flow that are independent from attributes of other isochronous data flows transmitted by that AV device.

The reception of an isochronous data flow through an input plug is controlled by one **input plug control register (iPCR)** and one **input master plug register (iMPR)** located on the receiving AV device. On each AV device there is only one INPUT_MASTER_PLUG register for all input plugs. The INPUT_MASTER_PLUG register controls all attributes that are common to all isochronous data flows received by the corresponding AV device. The INPUT_PLUG_CONTROL register controls all attributes of the corresponding isochronous data flow that are independent from attributes of other isochronous data flows received by that AV device.

An isochronous data flow can be controlled by any device connected to the IEEE 1394 bus by modifying the corresponding plug control registers. Plug control registers can be modified by means of asynchronous transactions on the IEEE 1394 bus or by internal modifications if the plug control registers are located on the controlling device.

The usage of plugs and plug control registers is illustrated in figure 7.

Let $\#iPCR$ and $\#oPCR$ denote the number of isochronous data flows that can be simultaneously received and transmitted respectively by an AV device (such as a multiple viewing device or a multiple tuner device). Both $\#iPCR$ and $\#oPCR$ shall be constants in the range $[0 \dots 31]$ that are AV device dependent.

Each AV device shall implement $\#oPCR$ output plugs each controlled by one separate OUTPUT_PLUG_CONTROL register and $\#iPCR$ input plugs, each controlled by one separate INPUT_PLUG_CONTROL register. For AV devices implementing INPUT_PLUG_CONTROL registers, a single INPUT_PLUG_CONTROL register within that AV device shall be denoted as INPUT_PLUG_CONTROL[i], where i is in the range $[0 \dots \#iPCR-1]$. The INPUT_MASTER_PLUG register is optional when $\#iPCR = 0$ and mandatory otherwise. For AV devices implementing OUTPUT_PLUG_CONTROL registers, a single OUTPUT_PLUG_CONTROL register within that AV device shall be denoted as OUTPUT_PLUG_CONTROL[i], where i is in the range $[0 \dots \#oPCR-1]$. The OUTPUT_MASTER_PLUG register is optional if $\#oPCR = 0$ and mandatory otherwise.

The mapping between an INPUT_PLUG_CONTROL register and an isochronous data flow in a receiving AV device and the mapping between an OUTPUT_PLUG_CONTROL register and an isochronous data flow in a transmitting AV device is AV device dependent.

7.3 Connections

To transport isochronous data between two AV devices on the IEEE 1394 bus, it is necessary for an application to connect an output plug on the transmitting AV device to an input plug on the receiving AV device using one isochronous channel. The relationship between one input plug, one output plug and one isochronous channel is called a **point-to-point connection**. A point-to-point connection can only be broken by the same application that established it.

It is also possible that an application just starts the transmission or the reception of an isochronous data flow on its own AV device by connecting one of its output or input plugs respectively to an isochronous channel. The relationship between one output plug and one isochronous channel is called a **broadcast-out connection**. The relationship between one input plug and one isochronous channel is called a **broadcast-in connection**. Broadcast-out and broadcast-in connections are collectively called **broadcast connections**. A broadcast connection can be established only by the AV device on which the plug is located but it can be broken by any device. The concept of connections is illustrated in figure 8.

Only one broadcast-out connection can exist in an output plug and only one broadcast-in connection can exist in an input plug. One broadcast connection and multiple point-to-point connections can exist simultaneously in one plug. This can be achieved by overlaying a connection over existing connections in the same input or output plug. Note that all connections that exist in one plug use the same isochronous channel and transport the same isochronous data flow. Multiple independent applications can create point-to-point connections between the same input and output plug.

7.4 Plug states

A plug can be in four states as described in figure 9: idle, ready, active and suspended.

A plug is either **on-line** or **off-line**. Only a plug that is on-line is capable of transmitting or receiving an isochronous data flow.

NOTE 1 – Being capable does not mean that the plug is actually transmitting or receiving an isochronous data flow.

A plug may be off-line, for example, because it relies on resources that are (temporarily) unpowered or otherwise unavailable. The reasons that cause a plug to switch between on- and off-line are internal to the AV device on which the plug is located and do not fall within the scope of this standard.

A plug to which no connections exist is called **unconnected**. A plug to which one or more connections exist is called **connected**. A plug which is connected and on-line is called **active**. Only an active plug shall transmit or receive an isochronous data flow except in the case of a bus reset where the isochronous data flow is resumed immediately after the bus-reset according to the procedures described in 7.10. A plug shall cease transmitting an isochronous data flow within 250 µs after becoming unconnected via transition d in the plug state diagram.

In figure 9, all possible transitions from one state to another are given. Transitions are atomic and effectuated by modifying the corresponding plug control register as described in 7.9.

NOTE 2 – In order to ensure that the contents of plug registers are reliable, any intermediate results which may occur during a state transition should not be made available. A technique to achieve this is to disable access to the plug registers (e.g. by masking relevant interrupt mechanisms) once a state transition is invoked, and to ensure that the state transition be completed as an indivisible process without being interrupted, suspended or modified in any way. Under these conditions a transition is said to be atomic.

7.5 OUTPUT_MASTER_PLUG register definition

The format of the OUTPUT_MASTER_PLUG register is shown in figure 10.

The number of output plug fields contains the number of output plugs an AV device implements as defined in 7.2.

The persistent and non-persistent extension fields are defined for future extensions.

The data rate capability is a constant, depending on the AV device concerned, that indicates the maximum speed at which an isochronous data flow can be transmitted by an AV device. Its value is an index into table 5.

The broadcast channel base determines the isochronous channel number when a broadcast-out connection is established to an output plug while there exists no point-to-point connection to that plug. The relationship between the broadcast channel base and the channel number is expressed in the following formula:

B the value of broadcast channel base field

$N[i]$ isochronous channel number for broadcast connection using OUTPUT_PLUG_CONTROL[i]

$B < 63$: $N[i] = (B+i) \bmod 63$

$B = 63$: $N[i] = 63$

In this way the output plugs on an AV device use consecutive channel numbers if the broadcast channel base is not equal to 63 and they will all use channel 63 if the broadcast channel base equals 63.

7.6 INPUT_MASTER_PLUG register definition

The format of the INPUT_MASTER_PLUG register is shown in figure 11.

The number of input plugs contains the number of input plugs that an AV device implements, as defined in 7.2.

The persistent and non-persistent extension fields are defined for future extensions.

The data rate capability is a constant, depending on the AV device concerned, that indicates the maximum speed at which an isochronous data flow can be received by an AV device. Its value is an index into table 5.

7.7 OUTPUT_PLUG_CONTROL register definition

The format of the OUTPUT_PLUG_CONTROL register is shown in figure 12.

The on-line bit always indicates whether the corresponding output plug is **on-line** (value one) or **off-line** (value zero).

The broadcast connection counter always indicates whether a broadcast-out connection to the output plug exists (value one) or not (value zero). The point-to-point connection counter always indicates the number of point-to-point connections that exist to the output plug.

For a suspended output plug the channel indicates the channel number that the output plug shall use to transmit the isochronous data flow when it is activated. For an active output plug it indicates the actual channel number that the output plug uses to transmit the isochronous data flow. For an unconnected output plug it has no meaning.

For a suspended output plug the data rate indicates the bit rate that the output plug shall use to transmit the isochronous packets of an isochronous data flow when it is activated. For an active output plug whose data rate value does not exceed the data rate capability of the OUTPUT_MASTER_PLUG register, it indicates the actual bit rate that the output plug uses to transmit the isochronous packets of an isochronous data flow. An active output plug whose data rate value exceeds the data rate capability of the OUTPUT_MASTER_PLUG register or indicates the value "reserved" (see table 6) shall not transmit isochronous packets. For an unconnected plug the data rate value is undefined. The data rate is encoded as an index in table 5 that gives the corresponding IEEE 1394 bit rate value (see IEEE 1394).

The payload indicates the maximum number of quadlets that the output plug shall transmit in one isochronous packet of an isochronous data flow when it is activated. The value zero corresponds to 1 024 quadlets. The payload does not include the header, the header_CRC and the data_CRC that are required by IEEE 1394 to transmit an isochronous packet in addition to the data itself.

For an unconnected output plug the overhead_ID field specifies the upper bounds for the bandwidth that the output plug needs for the transmission of an isochronous packet of an isochronous data flow in addition to the bandwidth needed to transmit the payload of that isochronous packet. The overhead bandwidth serves to cope with delays caused by IEEE 1394 bus parameters. For a connected output plug it indicates the bandwidth that has actually been allocated for this purpose. The overhead_ID is encoded as an index in table 7 that gives the corresponding overhead bandwidth in IEEE 1394 bandwidth units (see IEEE 1394).

The payload, data rate and overhead_ID represents the associated bandwidth in IEEE 1394 bandwidth units (see IEEE 1394) for the output plug according to the following formula:

$$BWU = \text{overhead_ID} \times C + (\text{payload} + K) \times DR \text{ if } \text{overhead_ID} > 0;$$

$$BWU = 512 + (\text{payload} + K) \times DR \text{ if } \text{overhead_ID} = 0;$$

where

<i>BWU</i>	IEEE 1394 bandwidth units
<i>DR</i>	data rate coefficient
<i>C</i>	= 32
<i>K</i>	= 3
<i>DR</i>	= 16 for S100
	= 8 for S200
	= 4 for S400

7.8 INPUT_PLUG_CONTROL register definition

The format of the INPUT_PLUG_CONTROL register is given in figure 13.

The on-line bit always indicates whether the corresponding input plug is **on-line** (value one) or **off-line** (value zero).

The broadcast connection counter indicates whether a broadcast-in connection to the input plug exists (value one) or not (value zero). The point-to-point connection counter indicates the number of point-to-point connections that exist to the input plug.

For a connected input plug the channel number indicates the actual channel number that the input plug uses to receive the isochronous data flow.

7.9 Plug control register modification rules

The contents of a plug control register shall be modified either internally by the AV device on which the plug control register is located or externally via the IEEE 1394 bus by using a quadlet compare_swap lock transaction as defined in the IEEE 1394 standard. The effect of an external modification is specified as the "lock effect" in Figures 10 to 13 and described in 7.5 to 7.8. Internal modifications shall behave as a compare_swap lock transaction as defined in the IEEE 1394 standard.

Each plug control register defined in 7.5 to 7.8 shall store any value according to the definition of write/lock effect if and only if the compare/swap lock transaction returns "resp_complete". A plug shall behave according to the requirements of 7.5 to 7.8 for the values that are stored in the plug control registers.

The following rule for modifying the contents of an INPUT_MASTER_PLUG register and OUTPUT_MASTER_PLUG register is specified:

- all modifications shall adhere to the definitions of the OUTPUT_MASTER_PLUG register and INPUT_MASTER_PLUG register as specified in subclauses 7.5 and 7.6 respectively.

The following rules for modifying the contents of an INPUT_PLUG_CONTROL register and OUTPUT_PLUG_CONTROL register are specified:

- all modifications shall adhere to the definitions of the OUTPUT_PLUG_CONTROL register and INPUT_PLUG_CONTROL register as specified in 7.7 and 7.8 respectively;
- the channel and associated bandwidth (see 7.7) as stored in an OUTPUT_PLUG_CONTROL register shall be allocated during the entire time the corresponding output plug is connected;
- the channel number field and data rate field of an OUTPUT_PLUG_CONTROL register shall not be modified while the corresponding output plug is connected;
- the channel number field in an INPUT_PLUG_CONTROL register shall not be modified while its point-to-point connection counter field is not equal to zero;

- the broadcast connection counter field shall be set internally;
- when an output plug becomes connected the data rate field, overhead_ID field, channel number field, the broadcast connection counter field and the point-to-point connection counter field shall be modified in the same compare_swap lock transaction;
- if the broadcast connection counter of an OUTPUT_PLUG_CONTROL register is modified from zero to one while its point-to-point connection counter remains zero, the channel number shall be modified in the same compare_swap lock transaction according to the formula given in 7.5.

7.10 Bus reset

When a bus reset occurs, the following actions shall be performed:

- a) All AV devices that had connected input and output plugs prior to the bus reset shall continue respectively to receive and transmit the isochronous data flow immediately after the bus reset according to the values in the plug control registers immediately before the bus reset.
- b) AV devices that had connected input and output plugs prior to the bus reset shall behave according to the values in the corresponding plug control registers after isoch_resource_delay (equal to 1,0 s) following the bus reset.

7.11 Plug control register access rules.

The part of the initial node space (see ISO/IEC 13213) shown in figure 14 is used to allocate the plug control registers.

NOTE – This address space still has to be confirmed with IEEE to prevent conflicts with non-AV devices.

An AV device shall support quadlet read- and compare_swap lock transactions on all quadlet aligned addresses of the plug control registers that it implements (see 7.2). If a transaction is requested on the address of an unimplemented plug control register, the transaction may fail with the response code "resp_address_error", or behave as an unimplemented CSR, according, in either case, to IEEE 1394.

An AV device may optionally support a block read transaction on the plug control register address area. If such a block read transaction contains addresses of plug control registers that the AV device does not implement, the transaction shall either fail with the response code "resp_address_error" as defined in IEEE 1394, or succeed. If the transaction succeeds, the returned values for unimplemented plugs shall be consistent with the value of an unimplemented CSR according to IEEE 1394.

8 Connection management procedures (CMP)

8.1 Introduction

This clause describes the procedures that an application shall use to manage connections between input and output plugs of AV devices by modifying plug control registers according to the rules defined in clause 7. Only connections as defined in clause 7 of this standard can be managed. The following management procedures are defined for each connection type:

- establishing a connection;
- overlaying a connection;
- breaking a connection.

These operations involve the incrementing and decrementing of connection counters in the plug control registers. Figure 15 shows the relationship between these operations for the different connection types. The procedures for each connection type are described by flow diagrams in figures 16 to 28. No change to the contents of a plug control register is executed until the first modify operation following it in the flow diagram. The flow diagrams represent possible implementations of the procedures. Other conforming implementations are possible. An implementation is conforming if and only if it does not violate the plug control register modification rules (see 7.9) and the state transition diagram of figure 15.

8.2 Managing point-to-point connections

Point-to-point connections are protected in the sense that a point-to-point connection can only be broken by the same application that established it. Consequently, the active output plug does not stop the transmission of the isochronous data flow as long as the application does not break its point-to-point connection to that output plug.

8.2.1 Procedure for establishing a point-to-point connection

This procedure creates a protected connection between one unconnected input plug and one unconnected output plug using one unused channel. Figure 16 shows an implementation conforming to this procedure.

The choice of which OUTPUT_PLUG_CONTROL register and INPUT_PLUG_CONTROL register on the transmitting and receiving AV device respectively are used does not fall within the scope of this standard. The choice of which channel, data rate and overhead_ID are used also does not fall within the scope of this standard.

8.2.2 Procedure for overlaying a point-to-point connection

This procedure adds a protected connection to a connected output plug between that output plug and an input plug. The isochronous channel that the output plug is using to transmit the isochronous data flow shall be used for the added point-to-point connection. Figure 17 shows an implementation conforming to this procedure.

The choice of which INPUT_PLUG_CONTROL register on the receiving device is used does not fall within the scope of this standard.

8.2.3 Procedure for breaking a point-to-point connection

This procedure deletes one protected connection between one connected input plug and one connected output plug. If breaking the point-to-point connection causes the output plug to become unconnected, the output plug shall stop transmitting the isochronous data flow. Figure 18 shows an implementation conforming to this procedure.

The responding application shall not reject the decrementing of the point-to-point connection counters in the OUTPUT_PLUG_CONTROL and INPUT_PLUG_CONTROL registers.

8.3 Managing broadcast-out connections

Broadcast-out connections are unprotected in the sense that a connection can be broken by any application. Consequently, the application that established the broadcast-out connection has no guarantee that the output plug will continue the transmission of the isochronous data flow. The following procedures are defined for a broadcast-out connection:

- establishing a broadcast-out connection;
- overlaying a broadcast-out connection;
- breaking a broadcast-out connection.

8.3.1 Procedure for establishing a broadcast-out connection

This procedure creates an unprotected connection between one unused channel and one unconnected output plug. Figure 19 shows a conforming implementation of this procedure.

The choice of which OUTPUT_PLUG_CONTROL register on the transmitting AV device is used does not fall within the scope of this standard. The choice of which data rate and overhead_ID are used does not fall within the scope of this standard. The channel according to the formula in 7.5 shall be allocated. Note that if that channel is in use, the procedure fails.

8.3.2 Procedure for overlaying a broadcast-out connection

This procedure adds an unprotected connection between a connected output plug and the channel that this output plug uses to transmit an isochronous data flow. Figure 20 shows an implementation conforming to this procedure.

8.3.3 Procedure for breaking a broadcast-out connection

This procedure deletes an unprotected connection between a connected output plug and the channel that this output plug uses to transmit an isochronous data flow. If breaking the broadcast-out connection causes the output plug to become unconnected, the output plug shall stop transmitting the isochronous data flow. Figure 21 shows an implementation conforming to this procedure.

The responding application shall not reject the decrementing of the broadcast connection counter in the OUTPUT_PLUG_CONTROL register.

8.4 Managing broadcast-in connections

Broadcast-in connections are unprotected in the sense that the application that established the broadcast-in connection does not know whether there is an output plug transmitting an isochronous data flow on the channel that the input plug uses to receive and, if there is, no guarantee that the output plug will continue the transmission.

8.4.1 Procedure of establishing a broadcast-in connection

This procedure creates an unprotected connection between one channel and one unconnected input plug. Figure 22 shows an implementation conforming to this procedure.

The choice of which INPUT_PLUG_CONTROL register on an AV device is used does not fall within the scope of this standard. The choice of which channel is used does not fall within the scope of this standard.

8.4.2 Procedure for overlaying a broadcast-in connection

This procedure adds an unprotected connection between a connected input plug and the channel that this input plug uses to receive an isochronous data flow. Figure 23 shows an implementation conforming to this procedure.

8.4.3 Procedure for breaking a broadcast-in connection

This procedure deletes an unprotected connection between a connected input plug and the channel that this input plug uses to receive an isochronous data flow. The input plug shall stop receiving the isochronous data flow if and only if breaking the broadcast-in connection causes the input plug to become unconnected. Figure 24 shows an implementation conforming to this procedure.

The responding application shall not reject the decrementing of the broadcast connection counter in the INPUT_PLUG_CONTROL register.

8.5 Managing connections after a bus reset

After a bus reset all plugs are in the unconnected state. All procedures to restore the connections that existed in a plug immediately before the bus reset shall be executed before `isoch_resource_delay` following the bus reset to prevent the isochronous data flows being stopped (see 7.10). In these procedures, the channel and `data_rate` used before the bus reset for the connection shall be used. Figure 25 shows the plug control register and isochronous data flow status after the bus reset.

8.5.1 Procedure for restoring a point-to-point connection after a bus reset

Figure 26 shows a conforming implementation of the procedure to restore a point-to-point connection that it had established prior to the bus reset.

The channel and bandwidth that are to be allocated shall be calculated using the contents of the OUTPUT_PLUG_CONTROL register after the bus reset.

8.5.2 Procedure for restoring a broadcast-out connection after a bus reset

Figure 27 shows a conforming implementation of the procedure to restore a broadcast-out connection that it had established prior to the bus reset.

The channel and bandwidth that are to be allocated shall be calculated using the contents of the OUTPUT_PLUG_CONTROL register after the bus reset.

8.5.3 Procedure for restoring a broadcast-in connection after a bus reset

Figure 28 shows a conforming implementation of the procedure to restore a broadcast-in connection that it had established prior to the bus reset.

9 Function control protocol (FCP)

9.1 Introduction

Function control protocol (FCP) is designed in order to control devices connected through an IEEE 1394 bus. Various command sets and various command transactions are available on FCP. FCP is designed to be based on IEEE 1394, and FCP uses asynchronous packets of IEEE 1394 for sending commands and responses. See figure 29.

In FCP, a node the choice of which controls other node(s) remotely is called a controller, and a node which is controlled remotely is called a target.

An FCP frame is an entity of data to be transferred from a controller to a target or vice versa. An FCP frame which is sent from a controller to a target is called a command frame and an FCP frame which is sent from a target to a controller is called a response frame. The register which is prepared for receiving a command frame is called a command register, and the register which is prepared for receiving a response frame is called a response register.

9.2 Asynchronous packet structure

The asynchronous packet structure used for sending an FCP frame is shown in figures 30 and 31.

In FCP, the payloads of a write request for data block packet (refer to figure 30) and a write request for data quadlet (refer to figure 31) are called an FCP frame. A write request for data quadlet is used as a FCP frame only when the length of the FCP frame is exactly four bytes. FCP frames are classified as command frames and response frames. The command frame is written into a command register on a target and the response frame is written into a response register on a controller. These registers are separated and destination_offset addresses of these registers are specified in the FCP as below.

Offset base (top address of initial register space)	FFFF F000 0000 ₁₆
Top address of command register (offset)	FFFF F000 0B00 ₁₆
Top address of response register (offset)	FFFF F000 0D00 ₁₆

NOTE – This address space has still to be confirmed with IEEE to prevent conflicts with non-AV devices.

Only write transactions that include FFFF F000 0B00₁₆ or FFFF F000 0D00₁₆ as destination_offset are permitted.

9.3 FCP frame structure

The FCP frame structure is shown in figure 32.

Command/Transaction Set (CTS) is one component of an FCP frame. CTS specifies the command set, the structure of the command/response field and the rules of transactions used for sending commands and responses. The CTS table is shown in table 8.

9.3.1 Vendor unique command/transaction set

If the CTS code is 1110₂, it indicates that the FCP frame belongs to vendor unique CTS. An FCP frame structure which belongs to vendor unique CTS is shown in figure 33.

Each vendor may specify a frame structure (except company_ID), a command set and rules for sending commands/responses.

9.3.2 Extended command/transaction set

CTS code 1111₂ is reserved for future extensions of CTS.

Table 1 – Code allocation of FN

FN	Description
0 0	Not divided
0 1	Divided into 2 data blocks
1 0	Divided into 4 data blocks
1 1	Divided into 8 data blocks

Table 2 – Placing of data block sequence

FN	Bits of DBC showing the place of data block sequence
0 0	(Not divided)
0 1	shown in the lowest 1 bit
1 0	shown in the lowest 2 bits
1 1	shown in the lowest 3 bits

Table 3 – Code allocation of FMT

FMT (binary)	Description
0 0 0 0 0	DVCR
0 0 0 0 1 : 0 1 1 1 0 1	Reserved
0 1 1 1 1 0	Free (vendor unique)
0 1 1 1 1 1	Reserved
1 0 0 0 0	MPEG
1 0 0 0 1 : 1 1 1 1 0 1	Reserved
1 1 1 1 1 0	Free (vendor unique)
1 1 1 1 1 1	No data

Table 4 – Code allocation of time stamp

Table 4a – Time stamp field of source packet header

Time stamp field (binary)		Description
Higher 13 bits	Lower 12 bits	
0 0000 0000 0000 : 1 1111 0011 1111	0000 0000 0000 : 1011 1111 1111	Time stamp
and		
1 1111 1111 1111	and 1111 1111 1111	No information
Other values		Reserved

Table 4b – Time stamp of SYT field

SYT (binary)		Description
Higher 4 bits	Lower 12 bits	
0000 : 1111	0000 0000 0000 : 1011 1111 1111	Time stamp
and		
1111	and 1111 1111 1111	No information
Other values		Reserved

Table 5 – oMPR and iMPR data rate capability encoding

Data rate capability	IEEE 1394 data rate
00	S100
01	S200
10	S400
11	Reserved

Table 6 – oPCR data rate encoding

Data rate	IEEE 1394 data rate
00	S100
01	S200
10	S400
11	reserved

Table 7 – oPCR overhead ID encoding

Overhead ID	IEEE 1394 bandwidth allocation units
0000	512
0001	32
0010	64
0011	96
0100	128
0101	160
0110	192
0111	224
1000	256
1001	288
1010	320
1011	352
1100	384
1101	416
1110	448
1111	480

Table 8 – CTS: Command/Transaction Set

CTS code				CTS
msb		lsb		
0	0	0	0	AV/C
0	0	0	1	Reserved for CAL
0	0	1	0	Reserved for EHS
0	0	1	1	(Reserved)
1	1	0	1	
1	1	1	0	Vendor unique
1	1	1	1	Extended CTS




Figure 1 – Configuration ROM format




Figure 2 – Isochronous packet




Figure 3 – CIP header




Figure 4 – Model of transmission of source packets




Figure 5a – CIP header with SYT field




Figure 5b – CIP header without SYT field

Figure 5 – Two quadlets CIP header (Form_0, Form_1=0)




Figure 6 – Source packet header format




Figure 7 – Plug and PR usage




Figure 8 – Connections




Figure 9 – Plug state diagram




Figure 10 – oMPR format

Definition					
Data rate capability	Reserved	Non-persistent extension field	Persistent extension field	Reserved	Number of input plugs
2	6	8	8	3	5

Initial values					
Vendor dependent	Zeros	Ones	Vendor dependent	Zeros	#iPCR

Bus reset and command reset values					
Unchanged	Zeros	Ones	Unchanged	Zeros	#iPCR

Read value				
Last update	Zeros	Last successful lock	Zeros	#iPCR

Lock effect		
Ignored	Conditionally written	Ignored

Figure 11 – iPCR format

Definition							
On-line	Broadcast connection counter	Point-to-point connection counter	Reserved	Channel number	Data rate	Overhead ID	Payload
1	1	6	2	6	2	4	10

Initial values
Zeros

Bus reset and command reset values				
Unchanged	Zeros	Unchanged	Zeros	Unchanged

Read value				
Last update	Last successful lock	Zeros	Last successful lock	Last update

Lock effect				
Ignored	Conditionally written	Ignored	Conditionally written	Ignored

Figure 12 – oPCR format




Figure 13 – iPCR format




Figure 14 – PCR address map




Figure 15 – Point-to-point and broadcast connection counter modifications




Figure 16 – Establishing a point-to-point connection




Figure 17 – Overlaying a point-to-point connection




Figure 18 – Breaking a point-to-point connection




Figure 19 – Establishing a broadcast-out connection




Figure 20 – Overlaying a broadcast-out connection




Figure 21 – Breaking a broadcast-out connection




Figure 22 – Establishing a broadcast-in connection




Figure 23 – Overlaying a broadcast-in connection




Figure 24 – Breaking a broadcast-in connection




Figure 25 – Time chart of connection management and PCR activities




Figure 26 – Restoring a point-to-point connection




Figure 27 – Restoring a broadcast-out connection




Figure 28 – Restoring a broadcast-in connection




Figure 29 – Command register and response register




Figure 30 – Write request for data block packet of IEEE 1394




Figure 31 – Write request for data quadlet packet of IEEE 1394





Figure 32 – FCP frame structure



Company_ID: refer to ISO/IEC 13213

Figure 33 – Vendor unique frame format

Annex A

(normative)

AV cable and connector

A.1 Introduction

This annex covers the specifications of the AV cable and connector as well as the few differences in operation between the AV cable and connector and the standard cable and connector defined in IEEE 1394.

A.2 Specification

A.2.1 Socket and plug of AV connector

The features of the socket and plug of the AV connector shown in figure A.1 assure intermateability.

A.2.2 AV cable

Figure A.2 shows the materials and construction of the AV cable. AV cable assemblies conforming to this standard shall meet the requirements shown in figure A.3.

NOTE - Figures A.1, A.2 and A.3 are for reference only.




Figure A.1 – Socket and plug of AV connector





Figure A.2 – Cable materials and construction




NOTE – Connectors are viewed looking at the contacts of the plug.

Contact designation
both ends identical
(for reference only)

Pin No.	Signal
1	TPB*
2	TPB
3	TPA*
4	TPA

Figure A.3a – AV connector plug to AV connector plug

Contact designation
(for reference only)

Pin No.	Signal
1	VP
2	VG
3	TPB*
4	TPB
5	TPA*
6	TPA

NOTE – Connectors are viewed looking at the contacts of the plug.

Contact designation
(for reference only)

Pin No.	Signal
1	TPB*
2	TPB
3	TPA*
4	TPA

Figure A.3b – AV connector plug to standard plug

Figure A.3 – Cable assemblies